

# Asymmetric 6T SRAM cells using a boosted bit line write assist technique

Akash Kumar  
Student, School of ICT  
Gautam Buddha University  
Greater Noida, India  
akashr91@gmail.com

Rajendra Bahadur Singh  
Faculty Associate, School of ICT  
Gautam Buddha University  
Greater Noida, India  
rbs2006vlsi@gmail.com

**Abstract**—In this paper, to improve write-ability of SRAM cell a new boosted bit line voltage technique is presented. In this technique the bit line voltage is boosted up to  $V_{DD}+\Delta V$ . The write assist circuit consists of a CMOS which works as a boosted capacitor,  $C_{P\text{-boost}}$  to produce the boosted voltage. This proposed write assist technique leads to more leakage power reduction. An asymmetric 6T-SRAM cell design is also presented for low-voltage low-power operation. This circuit is designed in 65nm CMOS technology. Increased write and read margins makes these circuits more fast and stable.

**Keywords**—Boosted capacitor, SRAM, Write ability.

## I. INTRODUCTION

Local random variations in device characteristics can easily lead to cell flipping during Read (Read disturb), Write failure, or Read in SRAM cells [1], [2]. Read Write failure operation and cell disturbs makes it difficult to simultaneously alleviate the various failures.

Fig. 1 shows the standard 6T-SRAM cell structure. In conventional 6T-SARM cell two back to back inverters (pull up and pull down) are connected which keep the data and its inverse on nodes Q and QB, respectively. The access transistors are used to perform read and write operations. Due to using a common path (through access transistors) for read and write operation, if we are improving the write ability then this will lead to degradation in read ability of cell and if we improve the read ability this will also lead to degradation in write ability [3]. In conventional 6T-SRAM cell write ability can be improved by dynamically altering the word-line or cell supply voltage using row or column based control [4]-[8]. A reduced cell supply voltage (weaker pull-up devices) or higher word-line voltage (stronger access transistors) during Write operation improves cell write ability [5]-[6]. To improve the Read Static Noise Margin (RSNM) of cell, beta ratio ( $\beta=WPD/WAC$ ) can be increased. To improve the SRAM cell write ability alpha ratio ( $\alpha=WPU/WAC$ ) should be lower.

In this paper, a new asymmetric 6T-SRAM cell with boosted bit line technique is proposed which can improve read and write performance with less area. The asymmetric 6T-SRAM cell uses transmission gate as access device which improves the write ability of the cell. In addition, using a new

write assist technique circuit improves the strength of the cell and it allows SRAM to work at lower supply voltages and this leads to lower leakage power consumption.




Fig.1. The standard 6T SRAM cell

The rest of the paper is arranged as follows. In Section II, a brief survey of existing asymmetric SRAM cells is presented. Section III presents the logic design and operation. Section IV includes circuit implementation of digital circuits. Simulation waveforms and power comparison table is in section V. and section VI focuses on conclusion.

## II. DIFFERENT SRAM TOPOLOGIES

In this section, the asymmetric 5T SRAM cell and a write assist technique is discussed after this to improve the write ability a SRAM cell using transmission gates is discussed.

### A. Asymmetric 5T SRAM cell

In this section cross coupled inverter of different sizes are used to increase the RSNM of the standard 6T SRAM cell at the cost of write margin reduction during write '1'. The asymmetric 5T-SRAM cell is shown in Fig. 2. Two different sizing scenarios: (i) maximum RSNM (RSNM Max) and (ii) maximum WM (WM Max) are used. In 5T asymmetric SRAM cell two inverters strong pull down transistor (DL) and minimum size pull down transistor (DR) are used. Minimum






Fig.4 Schematic of write assist Circuit.

### III. PROPOSE ASYMMETRIC WRITE ASSIST CIRCUIT

In this section improved write assist circuit is proposed which removes the drawback of previous write assist circuit. In the proposed write assist circuit boosting capacitor is replaced by a CMOS circuit. Data and Data bar control signals are used in place of C1 and C2. Data is directly inserted at the data node. So some of the extra gates are removed which leads to decrease in area and less power dissipation.

The replica column consists of  $2n$  turned off transmission gate cells plus the replica column driver for an  $n \times m$  array. In this circuit CMOS used as a capacitor to produce the boosting voltage. The replica column is used to determine the best time for connecting the CMOS (as a boosting capacitor) to BL. When the replica column bit line (RBL) charges to  $VDD/2$ , BL is charged to  $VDD$ . The absolute value of the gate-source voltage ( $V_{gs}$ ) of the PMOS transistor of the transmission gate of the selected cell connected to BL (AP) will be increased. This improves the write ability of the cell while writing '1' and makes the PMOS access device stronger.




Fig.5 Schematic of proposed write assist Circuit.

## IV. CIRCUIT IMPLEMENTATION

### A. Design and implementation of 6T SRAM cell




Fig.5 Schematic of 6T SRAM cell

### B. Design and implementation of asymmetric 5T SRAM cell




Fig.6 Schematic of 5T SRAM cell

### C. Design and implementation of 6T SRAM cell using transmission gates




Fig.7 Schematic of 6T SRAM cell using TG

V. SIMULATION RESULTS AND WAVEFORMS

A. Butterfly curves for 5T (WM max)SRAM cell




Fig.8 Butterfly curve for 5T (WM max)

B. Butterfly curves for 5T(RSNM max)SRAM cell




Fig.9 Butterfly curve for 5T (RSNM max)

C. Butterfly curves for standard 6T SRAM cell




Fig.10 Butterfly curve for 6T SRAM cell

D. Butterfly curves for 6T SRAM cell using transmission gates




Fig.11 Butterfly curve for 6T SRAM cell using TG

E. The layout of standard 5t (wm max)




Fig.12 Layout of standard 5T (WM max)

F. The Layout Of Standard 6T




Fig.13 Layout of standard 6T

G. The Layout Of 6T using Tgs




Fig.14 LAYOUT OF 6T USING TGS

TABLE I. LEAKAGE CURRENT Q=0

6T Symmetric	6T Using Tgs	5T for max RSNM	5T for max WM
Across n2= 1.195p	Across tg= 6.321p	Across n2= 45.2u	Across n2= 55.413u
Across p5= 23.41p	Across n0=14.1427p	Across n0= 361.4p	Across n0= 2.47n
Across n0= 41.39p	Across p0= 2.40p	Across p0= 22.5p	Across p0= 65.05p
Across n3= 41.39p			

TABLE II. LEAKAGE CURRENT Q=1

6T Symmetric	6T Using Tgs	5T for max RSNM	5T for max WM
Across n2= 1.3964p	Across tg= 9.09n	Across n2= 517.215p	Across n2= 682.324p
Across p1= 23.419p	Across n1= 21.1663n	Across n1= 82.78p	Across n1= 72.2215p
Across n1= 41.39p	Across p1= 7.70n	Across p1=23.4091p	Across p1=23.4081p
Across n3= 310.19p			

TABLE III. WRITE ASSIST TECHNIQUE PARAMETERS

Parameters	Boosted bit line	Modified
Power	4.91u	2.12u
Delay	10.47n	862.25p

TABLE IV. AREA OF LAYOUT CELL

Standard 6T	6T using Tgs	5T for max RSNM	5T for max WM
2.55 um <sup>2</sup>	2.49 um <sup>2</sup>	2.95 um <sup>2</sup>	2.76 um <sup>2</sup>

TABLE V. CALCULATEDRSNM

SRAM Cells	Values
5T RSNM	350 mV
5T WM	340 mV
Standard 6T	310 mV
6T using TG	355 mV

TABLE VI. CALCULATEDWM

SRAM Cells	Values
5T RSNM	0.9-0.8069 = 0.0931 mV
5T WM	0.9-0.7192 = 0.1808 mV
Standard 6T	0.9-0.7002 = 0.1998 mV
6T using TG	0.9-0.6831 = 0.2169 mV

## VI. CONCLUSION

In this paper a write assist technique is used to enhance the write ability of the SRAM cell using transmission gates and further modification is done in the write assist circuit to reduce the power consumption and delay. The proposed circuit gives the better results. The result shows that the SRAM cell with transmission gates achieves higher RSNM as compare to the standard 6T and 5T SRAM cell. Write margin of the 6T SRAM cell using tgs is around 50% higher than the standard 6T SRAM cell. In proposed write assist circuit the leakage power decrease up to more than 60%, less area and less delay is achieved. Simulation results also shows that the leakage is more in 5T and standard 6T cell as compare to the 6T SRAM cell using transmission gates.

## VII. REFERENCES

- [1]. A. Bhavnagarwala et al., "The impact of intrinsic device fluctuations on CMOS SRAM cell stability," *IEEE J. Solid-State Circuits*, vol. 36, no. 4, pp. 658–665, Apr. 2001.
- [2]. S. Mukhopadhyay et al., "Modelling of failure probability and statistical design of SRAM array for yield enhancement in nano-scaled CMOS," *IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst.*, vol. 24, no. 12, pp. 1859–1880, Dec. 2005.
- [3]. Hooman Farkhani, Ali Peiravi, Farshad Moradi, "A new asymmetric 6T SRAM cell with a write assist technique in 65 nm CMOS technology", *Microelectronics Journal* 45 (2014) 1556–1565.
- [4]. F. Moradi, S.K. Gupta, G. Panagopoulos, D.T. Wisland, H. Mahmoodi, K. Roy, "Asymmetrically doped FinFETs for low-power robust SRAMs," *IEEE Trans. Electron Devices* 58 (12) (2011) 4241–4249.
- [5]. N. Collaert, A.D. Keersgieter, A. Dixit, I. Ferain, L.S. Lai, D. Lenoble, A. Mercha, A. Nackaerts, B.J. Pawlak, R. Rooyackers, T. Schulz, K.T. Sar, N.J. Son, M.J.H. Van Dal, P. Verheyen, K.V. Arnim, L. Witters, M. De, S. Biesemans, M. Jurczak, "Multi-gate devices for the 32nm technology node and beyond," in: *Proceedings of the 37th ESSDERC*, 2007, pp. 143–146.
- [6]. A.B. Sachid, C. Hu, "Denser and more stable SRAM using FinFETs with multiple fin heights," *IEEE Trans. Electron Devices* 59 (8) (2012) 2037–2041.
- [7]. N. Verma, A. Chandrakasan, "A 256 kb 65 nm 8Tsubthreshold SRAM employing sense-amplifier redundancy," *IEEE J. Solid-State Circuits* 43 (1) (2008) 141–149.
- [8]. R.E. Aly, M.A. Bayoumi, "Low-power cache design using 7T SRAM cell," *IEEE Trans. Circuits Syst. II* 54 (4) (2007) 318–322.
- [9]. B. Madiwalar, B.S. Kariyappa, "Single bit-line 7T SRAM cell for low power and high SNM," in: *Proceedings of the International Multi-Conference on iMac4s*, 2013, pp. 223–228.
- [10]. L. Wen, Z. Li, Y. Li, "Differential-read 8T SRAM cell with tunable access and pull-down transistors," *Electron. Lett.* 48 (20) (2012) 1260–1261.
- [11]. M.H. Tu, J.-Y. Lin, M.-C. Tsai, C.-Y. Lu, Y.-J. Lin, M.H. Wang, H.-S. Huang, K.-D. Lee, W.-C. Shih, S.-J. Jou, C.-T. Chuang, "A single-ended disturb-free 9T subthreshold SRAM with cross-point data-aware write word-line structure, negative bit-line, and adaptive read operation timing tracing," *IEEE J. Solid-State Circuits* 47 (6) (2012) 1469–1482.
- [12]. I.J. Chang, J. Kim, S.P. Park, K. Roy, "A 32 kb 10T sub-threshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS," *IEEE J. Solid State Circuits* 44 (2) (2009) 650–658.
- [13]. F. Moradi, D.T. Wisland, S. Aunet, H. Mahmoodi, C. TuanVu, "65 nm sub-threshold 11T-SRAM for ultralow voltage applications," in: *Proceedings of the IEEE International in SOC Conference*, 2008, pp. 113–118.
- [14]. S. Nalam, B.H. Calhoun, "5T SRAM with asymmetric sizing for improved read stability," *IEEE J. Solid-State Circuits* 46 (10) (2011) 2431–2442.
- [15]. T. Azam, B. Cheng, S. Roy, D.R.S. Cumming, "Robust symmetric 6T-SRAM cell for low-power operation in nano-CMOS technologies," *Electron. Lett.* 46 (4) (2010) 273–274.
- [16]. S. Ohbayashi, M. Yabuuchi, K. Nii, Y. Tsukamoto, S. Imaoka, Y. Oda, T. Yoshihara, M. Igarashi, M. Takeuchi, H. Kawashima, Y. Yamaguchi, K. Tsukamoto, M. Inuishi, H. Makino, K. Ishibashi, H. Shinohara, "A 65-nm SoC embedded 6T-SRAM designed for manufacturability with read and write operation stabilizing circuits," *IEEE J. Solid-State Circuits* 42 (4) (2007) 820–829.